

Figure 5-4: Standard Deviation of Un-calibrated and Calibrated Pixels

In the figure 5.4, graph on the left shows the standard deviation in the frequency obtained across all the pixels when 2uA was fed to each one of them. The average frequency value across the pixels is roughly 137 Mhz. Graph on the right side shows the standard deviation in the across after the calibration. So clearly, we can see that the standard deviation across the pixels which is observed to be roughly 2.15% before calibration has been cut-down to a factor of 0.3% which is about 86% improvement. To test this scheme in the actual chip scenario, we will be using in total 96 pixels where instead of the PD, a second excitation current of 2uA is generated along with the calibration current using the current mirrors instead of one as per the figure 5.5.




Figure 5-5: Pixels front end used for digital calibration

5.5 COMPARATOR DESIGN

As already discussed in the working operation of the pixel at the beginning of integration, the IR-PD captures photon energy and converts it into a photocurrent (I_{ph}) that charges the integration capacitor (C_{int}) on floating node (FD). A pixel comparator is utilized to sense the voltage level of FD. Once the FD crosses the trip point of pixel comparator, it will trigger a pulse signal and reset FD through the reset device (M3). FD will recharge again till it crosses trip point and trigger the next reset pulse. Hence an Ultra-low power comparator is required inside each pixel to sense the trip point and therefore provide a pulse to the counter. The comparator design that we have implemented has four back-back CMOS inverters as shown in 5.6. [32] [33] The comparator's threshold level gets set by the first inverter, which is tunable using the

voltage transfer characteristics of the inverter which is controlled by the sizing of the transistors. The comparator's trip point is set as per the equation (1) [31] [33]

$$V_{th} = \frac{V_{dd} - |V_{tp}| + V_{tn} \sqrt{\frac{K_n}{K_p}}}{1 + \sqrt{\frac{K_n}{K_p}}} \quad (1)$$

Where V_{dd} is supply voltage used in the inverter, V_{th} is the threshold voltage of the comparator, K_p & K_n are the functions of mobility, size, and capacitance for PMOS and NMOS, respectively, V_{tp} and V_{tn} are the threshold voltages for the PMOS, NMOS transistors respectively [33].




Figure 5-6: Comparator Design of four cascaded Inverters

Four inverters were planned for the design as they increase the comparator gain which helps in generating a sharp pulse each time the comparator trips. The second inverter design should ideally match the first stage so that the crossover point is maintained throughout. This assists in making the rising and falling of the pulse signal generated more symmetrical in nature. [33] [34]

The above comparator design has advantages, it's a very simple design and can operate with a very low conversion time (gate delays control the conversion time) as opposed to many others like static amplifier based designs, plus its doesn't consume any static current but only dynamic power which automatically scales with the frequency of operation. There are couple of disadvantages of the above designed comparator. Firstly, the comparators trip point V_{th} is prone to PVT variations, which will be calibrated by the digital calibration scheme implemented in the design. As per Eq. (1), the transistor's threshold voltage and mobility are dependent on temperature. Therefore, the threshold voltage also changes with temperature. A calibration scheme need to designed which can compensate for pixel-pixel variation at the power on. Also, the inverters are quite sensitive to the noise coming from power supply. This noise needs to be bypassed to ground using a big capacitor. [33] Now, the inverter delay is majorly a function of the device size. First inverter in the comparator chain loads the integration capacitor, hence first stage should not be very big. A minimum device size transistor is chosen for the first inverter. Now, as discussed earlier we would like to keep the dimensions for each subsequent inverter stage to be same, so that we can keep it symmetrical. This leads to a much simpler inverter delay control equation which can be tuned just by controlling the inverter supply and the length of the device used in inverter stage, the inverter delay when added together for this design comes out to be approximately 60 ps. [33] [35]

$$\text{Inverter Delay} \propto \frac{L^2}{V_{dd}} \quad (2)$$

Comparator generates a pulse of fixed width every-time it gets triggered which is further fed to the counter. The third stage in the comparator also acts as a bridge between

the high voltage and low voltage devices and performs level shifting operation from 2.5 Volts to 1Volts. This ensures that a seam less transition is observed in the regions.

5.6 RESET CIRCUITRY AND PULSE GENERATOR

Usually the counter requires a minimum pulse width to be applied before it can increment correctly. In our case for the counter design, this minimum pulse width was found to be around 200-240ps. Hence the pulse generated by the comparator can't be applied directly to the reset circuit because in that case, the comparator will trip back to being low within its propagation delay (~60ps) which is much lesser than what is required by the counter. Hence a delay needs to be introduced in the signal path in such a way, that a minimum pulse width of roughly 300ps (by keeping some safety margins) is being provided to the counter each time the comparator trips. This is done by the asynchronous set-reset flop. Each time the comparator trips, it generates a pulse which sets the D-Flipflop, which after passing through the multiple buffers delay resets the flip-flop back to low stage. This same pulse also keeps the pixel in reset stage and releases the reset as soon as the flip flop gets reset.




Figure 5-7: Fixed Pulse Generator and Reset Circuitry

5.7 INTEGRATION TIME CONTROL UNIT (ITCU)

The adaptive integration time control unit as discussed in section 4.4, helps us dynamically control the integration time based upon the received photo-current signal. This is implemented as shown in the figure 5.2 using a 1-b latch. It is utilized to latch value-1 once the trigger signal (CNT_TRIG) occurs which occurs when the comparator trips. The output of 1-b latch (INT_WIN_PRE) is checked at the end of T1 which is defined by the rising edge of INT_CLK. If INT_WIN_PRE- is 1 at end of T1, meaning that counter value is larger than zero, and T1 will be used as integration time. This also shuts down the further pixel integration and ensures that pixel value is intact till the integration time T2 is over and we readout the data. If INT_WIN_PRE- is 0 at end of T1, meaning the resolution is too low for the input signal, and the integration time is

extended to T2. Please refer to figure 5.8 for the timing diagram illustration of the Integration Time Control Unit.

The technique allows to not only sense the low-level illuminance pixels but also extend the dynamic range by 1000 for high illuminance pixels. The occurrence of the INT_CLK is user dependent and can be externally controlled. All the pixels are readout together at the end of T2, independent of their integration time. This ensures that there is no discrepancy in the readout data. In the event if we are receiving the high intensity for all the pixels, it might be helpful to limit the integration time to just T1 and increase the frame rate to even few MHz's.




Figure 5-8: Pixel Integration Timing

5.8 COUNTER AND SHIFT REGISTER

For the counter design, 10-bit ripple counter is utilized to digitize the comparator tripping cycles. Each time the comparator trips, as we know the fixed pulse generator circuitry generates a pulse, whose rising-edge triggers the flip flop (DFF) which is basic unit cell of the shift register. To minimize the pixel circuitry, the counter is designed to support 10-bit rising counting and shift register readout scheme (Fig. 5.9) both at the same time. The same counter shifts to counting mode during integration and changes to shift register during data readout mode. To start counting mode, READ_EN is equal to 0. The 10-b DFFs are cascaded where the output Q_bar is feedback connect to input D, and the clock is triggered by the output Q of previous unit.




Figure 5-9: Counter and Shift Register

The counter gets triggered from the CNT_TRIG signal which is generated by the fixed pulse width generator. As the pixel integration time is over, circuits will enter readout-mode by connect READ_EN to 1. In readout-mode, the counter circuitry will be reconfigured as shift registers: all registers are synchronous with PCLK, and the input D

of all the flip flops is connected to the output Q of respective previous pixels. The overall shift register chain is connected from most left pixel to most right pixel so that the counting value can be transferred from pixel to pixel. As shown in Fig. 5.9, the 1-bit data from left-hand side pixel is shifted into the unit counter circuitry from Din, and shifted out to right-hand side pixel through Dout. All the pixels get connected in the series chain and at every rising edge of PCLK (pixel clock) starts shifting the data out. This is explained in detail along with the timing diagram in the next section. The Pixel clock can go as high as 10's of MHz depending upon the maximum driving strength of the CMOS driver and FPGA readout rate and related power consumption.

5.9 DATA READOUT MODE

In the data Readout mode, all the pixels get connected in series one after another. The figure 5.10 shows how the pixels gets connected to each other in this mode. The 11bit data (10-bit counter + 1-bit integration window output) from the last left pixel gets connected to the input of the right pixel. The data starts to shift out at the rising edge of the PCLK after the READ_EN goes high.




Figure 5-10: Pixel Configuration in Read-Out Mode




Figure 5-11: Pixel Readout Timing

Figure 5.11 gives the top-level pixel timing diagram. The frame rate for the sensor is given by the equation 3.

$$Frame\ Rate = \frac{1}{Integration\ Time\ (IT)+Readout\ Time\ (RT)} \quad (3)$$

Let's say the maximum integration time we are targeting is 1ms and PCLK used to readout data has a rate of 5MHz. Then the frame rate will be given as below:

$$Readout\ Time\ (RT) = 256 \times 0.2\ us = 51.2us$$

$$Frame\ Rate\ (FR) = \frac{1}{1ms + 51.2\ us} = 950Hz$$

Therefore, the maximum Frame Rate possible with the above integration time comes out to be of the order of 950Hz. This can be certainly increased beyond this in the event we start with smaller integration time.

5.10 TIMING AND CONTROL BLOCK (TCBLK)

As shown in the figure 5.11 we would need four timing and control signal inside each pixel for the operation of the pixel. These signals are GLOBAL_RESET, INT_CLK, RD_EN and PCLK. Global Reset resets the pixel each time its triggered high and makes sure that once it is released the pixel starts the integration. INT CLK is the integration window control signal, which distinguishes between the high and low integration region and comes at a fixed time interval after the reset is released. RD_EN is the signal which when pulled high puts the pixel in the readout mode and pixel stops the integration. PCLK is the clock which is used to shift out the data from the pixels.

All the four signals in the chip are generated from two clocks. One is a high clock frequency (HCLK) and another is a lower clock frequency (LCLK). The lower

clock frequency is used to set the frame rate of the image sensor. At the rising edge of the LCLK, the device is reset.

Timing and control block generates the reset pulse for a fixed unit interval controlled by the delay cell in the feedback path of the flip flop. After the reset is pulled low, the pixel starts integration which continues until the INT_CLK is pulled high for the dynamic integration control. This is generated by the timing and control block with the help of reset signal and HCLK. A counter is incremented each time the HCLK is triggered and compared digitally in a comparator with the user input external count value. After the counter has incremented to the user input count value, the INT_CLK pulse is generated.

At the falling edge of the LCLK, RD_EN is enabled and shifts the chip from the Integration mode to Readout mode. This also defines the higher integration limit for the pixel. After the RD_EN is pulled high, pixel clock is also supplied along with it to serially shift the data out from the pixel array. A description of the implemented circuitry is shown in the figure 5.12




Figure 5-12: Timing and Control Block

This may not be the best way to implement the required timing and control signals, but it sufficed the need for our test chip. Typically, the LCLK and HCLK were of the range 100Hz – 15KHz whereas the HCLK from 500KHz – 15MHz.

5.11 TIMING AND CONTROL SIGNALS ROUTING

All the pixels need the four timing and control signals and their relative timing should not be disturbed. The first pixel receives the four timing and control signal directly from the timing and control blocks. It uses the four signals for its operation and buffers them out for the next pixel. This trend is continued down till the last pixel. The present pixel uses the timing and control signals and buffers them out to the next pixel. In this manner, the four signals are never overly loaded by routing and placement plus

their relative timing mismatch is also considerably lesser, it is of the order of magnitude 10's of ps which doesn't impact the performance and fixed pattern noise of the pixels. The figure 5.13 shows how the above methodology is implemented in the pixel array.




Figure 5-13: Routing of Timing and Control Signals

5.12 FPGA READOUT BLOCK

The serial data coming out of the pixels goes to the FPGA Readout Block which re-samples the data again with the falling edge of Pixel Clock to make sure that the data is well aligned with the clock. It also outputs a buffer copy of the last flip flop sampling clock which can be used by the FPGA to sample the incoming data. The FPGA Readout block also features a test-mode where it outputs a fixed pattern of 2047 (decimal)

followed by 0 at each edge of PCLK. This test-mode helps in interfacing the FPGA readout block with the FPGA and to remove any wiring phase delay etc. Please refer to figure 5.15 which shows the implementation of the FPGA readout block.




Figure 5-14: FPGA Readout Block

6. EXPERIMENTAL RESULTS

6.1 IMAGE SENSOR SOC DESIGN

The figure 6.1 portrays the photo micrograph of the designed imaging solution SoC (System on Chip). The chip has in total 256 Pixel (16 x 16 Pixel Array). Out of which the first 6 rows of pixels (in total 16 x 6 pixels) are for showing the performance of digital calibration. The next 16 pixels (one row) are the test pixels for showing the electrical performance and remaining 9 rows of 16x9 pixels (144 pixels) are with APDs and for measuring the optical performance. The chip also has timing and control block, scan chain, de-coupling capacitors on all the supply lanes, input/output buffers on all the input/output pads and the biasing circuitry. The chip has in total 36 pads and has dimension of 1.04mm x 1.04mm.

The die was bonded using ball bonding with a 5mm x 5mm QFN40 package. Figure 6.2 shows the picture of bonded die in the QFN40 packages. The extra 4 pads in the package apart from the 36 used in the chip were shorted to the GND. A PCB board was designed to test the SoC with all the required other devices. After the packaging and bonding, the chip was assembled onto the Sensor PCB board for testing in the lab. The chip requires two power supplies of 1V (for the smaller channel length devices) , 2.5 Volts (for long channel length devices) and one more for APD which can range anywhere from 2.5-6 Volts for their operation (we are yet sure of the supply requirements for APDs)




Figure 6-1: Image Sensor SoC Micrograph




Figure 6-2: Bonded Image Sensor Chip Micrograph

6.2 LAB SETUP FOR TESTING THE CHIP

The chip is powered from the DC bias board which provides all the necessary supply outputs and biasing current for the bias circuitry. The chip also requires two clock signals named as LCLK and HCLK. The LCLK is a low frequency 1V CMOS level square wave signal. The frequency of the signal can range anywhere from few 100Hz's to 15-20KHz. The HCLK is a high frequency 1V CMOS level square wave signal. The frequency for the HCLK can range anywhere from 100KHz to 20-25 MHz's. The digital data coming out from the chip passes through a level shifter and is read through the ML605 (Virtex-6) evaluation board. Chip-scope is used inside the ISE Design Suite to read the incoming data and store it. Figure 6.3 shows how the above setup is done in the lab.




Figure 6-3: Lab Setup for testing the performance Chip

6.3 DYNAMIC RANGE TESTING

There are total 14 test pixels inside the chip which are used for dynamic range measurements. A bias current of 10uA flows inside the chip which after passing through the bias circuitry produces 1uA reference current for each of the test pixel. Test Pixels internally have current Mirrors which can both multiply this current and in parallel also divide the reference current to be measured by the chip. A Frame rate of 250Hz (LCLK frequency) and Readout rate of 2MHz (HCLK frequency) was used to capture the dynamic range performance.

$$\begin{aligned} \text{Frame Rate (FR)} &= 250\text{Hz} \\ \text{Frame Read Time} &= 4\text{ms} \\ \text{Larger Integration Time Window} &= 2\text{ms} \\ \text{Readout Clock Rate} &= 2\text{MHz} \\ \text{Smaller Integration Time Window} &= 2\mu\text{s} \end{aligned}$$

The smaller integration time window has been set to 1000 times smaller than the larger integration time. This ensures that we have divided down the total integration time into two regions as previously discussed. Table 6.1 lists down the digital code received from the chip corresponding to the different currents which were fed to the ADC inside each pixel. The table has total 15 values. We have linearly scaled down the last value to the digital code of 1 to receive the full dynamic range that sensor can support with the above conditions.

Table 6-1: Test Current vs. Digital Code

Digital Code Obtained From FPGA	Current	20-bit Scaled Digital Code (if Digital Code >1024) then (Code-1024) *1024
1	7.7505E-12	1
31	2.4027E-10	31
45	3.4877E-10	45
66	5.1153E-10	66
130	1.0076E-09	130
1026	1.5873E-08	2048
1028	3.1746E-08	4096
1032	6.3492E-08	8192
1039	1.1905E-07	15360
1110	6.8254E-07	88064
1150	1.00E-06	129024
1245	2.00E-06	226304
1427	4.00E-06	412672
1746	1.00E-05	739328
2011	2.00E-05	1010688




Figure 6-4: 20-bit scaled Digital Code vs. Test Current

$$\begin{aligned}
 \text{Dynamic Range} &= 20 \times \log \frac{I_{max}}{I_{min}} \\
 &= 20 \times \log \frac{2 \times e^{-5}}{7.75 \times e^{-12}} = 128.75dB
 \end{aligned}$$

Hence, the total dynamic range achieved with the design is about 128.75dB. This can be extended further by changing the lower and the higher clock frequency.

6.4 DIGITAL CALIBRATION TESTING

In our chip there are total 96 pixels for testing the performance of the digital calibration. We supply the required 10uA bias current to the chip from the DC board and internally to each pixel two reference current of 1uA and 2uA are generated inside each pixel. Firstly, the digital code values are captured across the 96 pixels with 1uA

reference current and then with 2uA. The digital codes captured with the first reference current are used to calibrate the second reference current. Figure 6.5 shows the variation in the code value obtained without 2uA current without calibration across the 96 pixels. The average Code Value is 807. The standard deviation obtained is 11.456 codes across all the pixels. This is 1.42% variation in the code value.




Figure 6-5: Standard deviation in the code value before calibration

After this the pixels are calibrated using the reference current information we have captured at 1uA. Figure 6.6 shows the standard deviation in the code obtained after calibration. The average code value after the calibration is still 807, and the standard deviation is reduced to 3 codes which is 0.38% of the actual code value. The original

standard deviation has been cut down by a factor of 4 and roughly an improvement of 75%




Figure 6-6: Standard deviation in the code value after calibration

We also tested the calibration scheme for 54 pixels (the middle ones) by removing the corner pixels of the top, bottom and side pixels. The assumption here is that the layout environment observed by the middle pixels should be more common as compare to the corner pixels. Figure 6.6 shows the standard deviation in the code obtained for just 54 pixels. The standard deviation is about 2.89 codes which is roughly 0.357% of the code value.




Figure 6-7: Standard deviation in the code value after calibration for 54 Pixels

Therefore, there is not a huge difference between the standard deviation of 54 and 96 Pixels. After this we ran digital calibration for all the 1023 codes (1-1023) to see if our scheme works for all the digital codes and the performance that we can achieve. Figure 6.7 shows the standard deviation in the code value before and after calibration for all the 1023 codes. It seems that our calibration scheme maintains its performance across the 1023 codes and can cut down the variation by a factor 3-4.5 across all the codes. The calibration schemes require a certain memory size for its implementation to store the value of the variation across the pixels. For a pixel array of 256 x 256, the memory size should be of the order of 450kbits.




Figure 6-8: Standard deviation in the code value across the 96 pixels before and after the calibration for all the 1023 code values.

6.5 LINEARITY TESTING

The linearity performance of the pixel ADC is measured using the non-linearity parameters of Integral Non-Linearity (INL) and Differential Non-Linearity (DNL). For the first test pixel the integration time window is swept from 2 μ s – 16ms in steps of 2 μ s, this let the pixel pass through all the 1024 codes and thereby the measure the linearity performance. Figure 6.8 shows the linearity plot of the pixel digital output code with the pixel integration time. Figure 6.9 and Figure 6.10 shows the DNL and INL observed

over the length of digital codes. The maximum DNL is 0.65 LSB and INL is 1.65 LSB over the complete length of 1024 codes.




Figure 6-9: Digital Code vs. Integration Time (us)




Figure 6-10: DNL (LSB's) vs. Digital Code




Figure 6-11: INL (LSB's) vs. Digital Code

Table 6-2: Performance comparison against the latest references

Specification	Ref [39]	Ref [40]	Ref [41]	Ref [42]	This work
ROIC Type	Analog	Analog	Digital	Digital	Digital
Detector Type	LWIR	LWIR	SWIR-LWIR	SWIR-LWIR	NIR/CMOS
Technology Node	350nm	600nm	90nm	90nm	65nm
Frame Rate	NA	NA	Not tested	10KHz	10KHz
Maximum Readout Speed	2MHz	5MHz	NA	NA	20MHz
Format	32 x 4	576 x 6	256 x 256	256 x 256	16 x 16
Pixel Pitch	30um x 30um	56um x 43um	30um x 30um	30um x 30um	30um x 30um
Dynamic Range (dB)	77	79	100	112	128
Power Consumption (uW/pixel)	781	28.93	1.22	0.9	0.58

7. SUMMARY AND CONCLUSION

Certainly DROIC (Digital Read-out Integrated Circuit) based image sensor implemented in the thesis has a lot more advantages over the traditional analog and digital architectures. It can overcome the fundamental limitations of lower side and higher side photo current integration limits due to much higher well capacity and easily extend the dynamic range as displayed in this case well over 125dB. The design achieves a very low power consumption of about $0.58\mu\text{W}/\text{pixel}$ as compared to the other reference designs, mainly because of the novel dynamic integration control technique implemented in the design. The power consumption is reduced because of two main reasons. Firstly, if the photocurrent is higher, the integration is automatically switched off after a fixed duration and, it also lets us use a much smaller counter size (of only 10 bits + 1-bit of integration control). There was Fixed Pattern Noise observed from one pixel to another owing to variation in the front-end comparator gain, threshold and offset, and the integration capacitor. This was compensated in the digital domain with gain and offset correction. We have implemented a digital calibration scheme in the post processing mode which cuts down the standard deviation (of the pixel-pixel variation) by almost 75%. The imager also shows a good linearity performance of 0.65LSB/1.65LSB DNL/INL respectively. All the circuits were implemented in 65nm TSMC CMOS technology process node. The lower process node helps us push the readout frequency to as high as 20MHz (the last tested frequency). Overall, the imaging

solution proposed has shown very promising performance and should serve the emerging needs of infrared and visible sensing applications.

Future work involves testing of the APDs implemented in the design and verifying their performance across the six folds of optical signal's intensity given to the APDs. This involves de-encapsulation of the chip's QFN package to remove the lid from the top of the chip so that light can fall on the APDs. Then PCB should be mounted on the optical test-bench, and it needs to be fed with the intensity varying light source through an optical lens (for focusing the light), and showcase that we are able to capture that wide dynamic range using the imaging solution.

REFERENCES

- [1] Council, N. R. (2010). Seeing Photons: Progress and Limits of Visible and Infrared Sensor Arrays. Washington, DC: The National Academies Press.
- [2] Observatory, T. C. O. S. (2006, 2006). Atmospheric Transmission. Retrieved from <http://www.coseti.org/atmosphe.htm>
- [3] Ens Hashagen, A. V. T. G. (2014). SWIR Applications and Challenges: A Primer. (Retrieved from <https://www.photonics.com/Article.aspx?AID=56646.htm>)
- [4] Goswami, P. (2014). Thermal Imaging and its Applications. *Presentation on Thermal Imaging and recent developments and applications of the technology*. Retrieved from (<https://www.slideshare.net/priyanka1194/thermal-imaging-and-its-applications.htm>)
- [5] Cole, B., Horning, R., Johnson, B., Nguyen, K., Kruse, P. W., & Foote, M. C. (1994). *High performance infrared detector arrays using thin film microstructures*.
- [6] Rogalski, A. (2003). Infrared detectors: status and trends. *Progress in Quantum Electronics*, 27(2), 59-210. Retrieved from ([https://doi.org/10.1016/S0079-6727\(02\)00024-1](https://doi.org/10.1016/S0079-6727(02)00024-1))
- [7] Wang, W.-C. (2017). *Optical Detectors*. University of Washington. Retrieved from (<http://depts.washington.edu/mictech/optics/sensors/detector.pdf>)
- [8] McCarthy, R. (2015). Over 60 Unexpected Uses of Infrared Thermal Imaging Camera Images. Retrieved from <https://reductionrevolution.com.au/blogs/news-reviews/69333381-over-60-unexpected-uses-of-infrared-thermal-imaging-camera-images>

- [9] S. Donati. Photodetectors Devices, Circuits, and Applications. Prentice Hall, 1th edition, 2000.
- [10] Fowler, B., Yang, D., Min, H., & El Gamal, A. (1997). *Single pixel test structures for characterization and comparative analysis of CMOS image sensors*. Paper presented at the Proc. IEEE Workshop on Charge Coupled Devices.
- [11] Vähänen, S. (2017). Flip chip technology. Retrieved from (<http://x-ray.camera/technology/flip-chip-bonding/>)
- [12] Yao, L. (2009). *CMOS readout circuit design for infrared image sensors* (Vol. 7384)
- [13] Kelly, M., Berger, R., Colonero, C., Gregg, M., Model, J., Mooney, D., & Ringdahl, E. (2005). *Design and testing of an all-digital readout integrated circuit for infrared focal plane arrays*. Paper presented at the Proc. SPIE.
- [14] Hamami, S., Fleshel, L., & Yadid Pecht, O. (2004). *CMOS APS imager employing 3.3 V 12 bit 6.3 MS/s pipelined ADC* (Vol. 4).
- [15] Totsuka, H., Tsuboi, T., Muto, T., Yoshida, D., Matsuno, Y., Ohmura, M., . . . Inoue, S. (2016). *6.4 An APS-H-Size 250Mpixel CMOS image sensor using column single-slope ADCs with dual-gain amplifiers* (Vol. 59).
- [16] Yang, D. X. D., Yang, D. X. D., Gamal, A. E., Fowler, B., & Tian, H. (1999). A 640×512 CMOS image sensor with ultrawide dynamic range floating-point pixel-level ADC. *IEEE Journal of Solid-State Circuits*, 34(12), 1821-1834.
- [17] Xinqiao, L., & El Gamal, A. (2003). Synthesis of high dynamic range motion blur free image from multiple captures. *IEEE Transactions on Circuits and Systems*

I: Fundamental Theory and Applications, 50(4), 530-539.

- [18] Kavadias, S., Dierickx, B., Scheffer, D., Alaerts, A., Uwaerts, D., & Bogaerts, J. (2000). A logarithmic response CMOS image sensor with on-chip calibration. *IEEE Journal of Solid-State Circuits*, 35(8), 1146-1152.
- [19] El Gamal, A. (2002). *High dynamic range image sensors*. Paper presented at the Tutorial at International Solid-State Circuits Conference.
- [20] Vähänen, S., Tick, T., & Campbell, M. (2010). Low-cost bump bonding activities at CERN. *Journal of Instrumentation*, 5(11), C11008. Retrieved from (<http://stacks.iop.org/1748-0221/5/i=11/a=C11008>)
- [21] Donati, S. (2001). *Photodetectors: devices, circuits, and applications*: IOP Publishing Prentice Hall.
- [22] Temel, S. Z., Leblebici, Y., & Tajalli, A. (2010). Smart Pixel Array and Readout IC with Built-In Noise Cancellation
- [23] Tavernier, F., & Steyaert, M. S. (2009). High-speed optical receivers with integrated photodiode in 130 nm CMOS. *IEEE Journal of Solid-State Circuits*, 44(10), 2856-2867.
- [24] Streetman, B. G., & Banerjee, S. K. (2005). *Solid state electronic devices*: Prentice-Hall.
- [25] Murari, K., Etienne-Cummings, R., Thakor, N., & Cauwenberghs, G. (2009). Which photodiode to use: A comparison of cmos-compatible structures. *IEEE sensors journal*, 9(7), 752-760.
- [26] Saks, N. (1980). A technique for suppressing dark current generated by interface

- states in buried channel CCD imagers. *IEEE Electron Device Letters*, 1(7), 131-133.
- [27] Fowler, B., Yang, D., Min, H., & El Gamal, A. (1997). *Single pixel test structures for characterization and comparative analysis of CMOS image sensors*. Paper presented at the Proc. IEEE Workshop on Charge Coupled Devices.
- [28] Youn, J.-S., Kang, H.-S., Lee, M.-J., Park, K.-Y., & Choi, W.-Y. (2009). High-speed CMOS integrated optical receiver with an avalanche photodetector. *IEEE Photonics Technology Letters*, 21(20), 1553-1555
- [29] Kang, H.-S., Lee, M.-J., & Choi, W.-Y. (2007). Si avalanche photodetectors fabricated in standard complementary metal-oxide-semiconductor process. *Applied physics letters*, 90(15), 151118.
- [30] Youn, J.-S., Kang, H.-S., Lee, M.-J., Park, K.-Y., & Choi, W.-Y. (2009). High-speed CMOS integrated optical receiver with an avalanche photodetector. *IEEE Photonics Technology Letters*, 21(20), 1553-1555.
- [31] Kim, M., Choi, S., Seong, T., & Choi, J. (2016). A low-jitter and fractional-resolution injection-locked clock multiplier using a DLL-based real-time PVT calibrator with replica-delay cells. *IEEE Journal of Solid-State Circuits*, 51(2), 401-411.
- [32] Barajas, O., Zavareh, A. T., & Hoyos, S. (2017). *Towards an on-chip signal processing solution for the online calibration of SS-OCT systems*. Paper presented at the Circuits and Systems (ISCAS), 2017 IEEE International Symposium.
- [33] Zhou, J., Zavareh, A. T., Gupta, R., Liu, L., Wang, Z., Sadler, B. M., Hoyos, S. (2017). Compressed Level Crossing Sampling for Ultra-Low Power IoT Devices.

IEEE Transactions on Circuits and Systems I: Regular Papers, 64(9), 2495-2507.

- [34] Zavareh, A. T., Barajas, O., & Hoyos, S. (2017). *An Efficient Estimation Algorithm for the Calibration of Low-Cost SS-OCT Systems*. Paper presented at the 2017 IEEE 14th International Symposium on Biomedical Imaging (ISBI), Melbourne, Australia.
- [35] Zavareh, A. T., Barajas, O., Serafino, M., Jo, J., Applegate, B., Sadler, B. M., & Hoyos, S. (2016). *A novel continuous time ternary encoding based SS-OCT calibration*. Paper presented at the Biomedical Circuits and Systems Conference (BioCAS), 2016 IEEE.
- [36] Decker, S., McGrath, R., Brehmer, K., & Sodini, C. (1998). A 256×256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output
- [37] Nayar, S. K., & Mitsunaga, T. (2000). *High dynamic range imaging: Spatially varying pixel exposures*. Paper presented at the Computer Vision and Pattern Recognition, 2000. Proceedings. IEEE Conference.
- [38] Brajovic, V., & Kanade, T. (1996). *A sorting image sensor: An example of massively parallel intensity-to-time processing for low-latency computational sensors*. Paper presented at the Robotics and Automation, 1996. Proceedings. 1996 IEEE International Conference.
- [39] Tsai, F.-K., Huang, H.-Y., Dai, L.-K., Chiang, C.-D., Weng, P.-K., & Chin, Y.-C. (2002). *A time-delay-integration CMOS readout circuit for IR scanning*. Paper presented at the Electronics, Circuits and Systems, 2002. 9th International Conference.

- [40] Sizov, F. F., Derkach, Y. P., Korinets, S. V., & Reva, V. P. (2005). 576x6 ROIC for MCT LWIR Arrays. Paper presented at the Proc. of SPIE Vol.
- [41] Kelly, M., Berger, R., Colonero, C., Gregg, M., Model, J., Mooney, D., & Ringdahl, E. (2005). Design and testing of an all-digital readout integrated circuit for infrared focal plane arrays. Paper presented at the Proc. SPIE
- [42] Brown, M. G., Baker, J., Colonero, C., Costa, J., Gardner, T., Kelly, M., Wey, J. (2010). Digital-pixel focal plane array development.